Page 3 of 21

In the claims:

The listing of claims will replace all prior versions, and listings, of claims in the application.

Listing of Claims:

1. (Currently Amended) A method of fabricating a transistor, comprising: forming a nitride-based channel layer on a substrate;

forming a barrier layer on the nitride-based channel layer;

forming a contact recess in the barrier layer to expose a contact region of the nitridebased channel layer;

forming a contact layer on the exposed contact region of the nitride-based channel layer using a low temperature deposition process, such that the contact layer does not extend beneath the barrier layer;

forming an ohmic contact on the contact layer; and forming a gate contact disposed on the barrier layer adjacent the ohmic contact.

- 2. (Original) The method of Claim 1, wherein the low temperature process uses a temperature of less than 960 °C.
- 3. (Original) The method of Claim 1, wherein the low temperature process uses a temperature of less than about 450 °C.
- 4. (Original) The method of Claim 1, wherein the low temperature process uses a temperature of less than about 200 °C.
- 5. (Original) The method of Claim 1, wherein the contact layer comprises an n-type degenerate semiconductor material other than GaN and AlGaN.
- 6. (Original) The method of Claim 5, wherein the contact layer comprises a non-nitride Group III-V semiconductor material, a Group IV semiconductor material and/or a group II-VI semiconductor material.

Page 4 of 21

- 7. (Original) The method of Claim 1, wherein forming a contact layer on the exposed contact region of the nitride-based channel layer using a low temperature deposition process comprises forming a nitride-based contact layer by metal organic chemical vapor deposition (MOCVD), molecular beam epitaxy (MBE), plasma enchanced chemical vapor deposition (PECVD), sputtering and/or hydride vapor phase epitaxy (HVPE).
- 8. (Original) The method of Claim 1, wherein the low temperature deposition process is a process other than mass transport from a wafer on which the transistor is formed.
 - 9. (Currently Amended) The method of Claim 1, further comprising:

A method of fabricating a transistor, comprising:

forming a nitride-based channel layer on a substrate:

forming a barrier layer on the nitride-based channel layer;

forming a contact recess in the barrier layer to expose a contact region of the nitridebased channel layer;

forming a contact layer on the exposed contact region of the nitride-based channel layer using a low temperature deposition process;

forming an ohmic contact on the contact layer:

forming a gate contact disposed on the barrier layer adjacent the ohmic contact:

forming a first dielectric layer on the barrier layer;

forming a gate recess in the first dielectric layer;

wherein forming a gate contact comprises forming a gate contact in the contact recess; and

wherein forming a contact recess comprises forming an ohmic contact recess in the first dielectric layer and the barrier layer that expose a portion of the nitride-based channel layer.

- 10. (Original) The method of Claim 9, wherein the first dielectric layer comprises a silicon nitride layer.
- 11. (Original) The method of Claim 10, wherein the silicon nitride layer provides a passivation layer for the transistor.

Page 5 of 21

12. (Currently Amended) The method of Claim 1, further comprising:

A method of fabricating a transistor, comprising:

forming a nitride-based channel layer on a substrate;

forming a barrier layer on the nitride-based channel layer;

forming a contact recess in the barrier layer to expose a contact region of the nitridebased channel layer;

forming a contact layer on the exposed contact region of the nitride-based channel layer using a low temperature deposition process:

forming an ohmic contact on the contact layer;

forming a gate contact disposed on the barrier layer adjacent the ohmic contact:

forming a first dielectric layer on the barrier layer;

wherein forming a gate contact comprises forming a gate contact on the first dielectric layer; and

wherein forming a contact recess comprises forming an ohmic contact recess in the first dielectric layer and the barrier layer that expose a portion of the nitride-based channel layer.

- 13. (Original) The method of Claim 1, wherein the contact recess extends into the channel layer.
- 14. (Original) The method of Claim 1, wherein forming an ohmic contact comprises forming an ohmic contact without annealing the ohmic contact.
- 15. (Original) The method of Claim 1, wherein forming an ohmic contact comprises:

patterning a metal layer on the contact layer; and annealing the patterned metal layer at a temperature of about $850\,^{\circ}\text{C}$ or less.

16. (Original) The method of Claim 1, wherein forming a contact layer on the exposed contact region of the nitride-based channel layer comprises forming a contact layer on the exposed contact region of the nitride-based channel layer to a thickness sufficient to

Page 6 of 21

provide a sheet resistivity of less than a sheet resistivity of a two-dimensional electron gas region formed at an interface between the channel layer and the barrier layer.

- 17. (Original) The method of Claim 1, wherein forming a contact layer comprises forming n-type InGaN, GaN, AlGaN, InAlGaN, InAlN and/or InN layer.
- 18. (Currently Amended) The method of Claim 17, wherein the InGaN, GaN, AlGaN, InAlGaN, InAlN and/or InN layer layer is doped with Si, Ge and/or O during formation.
- 19. (Currently Amended) The method of Claim 1, further comprising forming sidewalls of the channel layer to provide an increased surface area interface between the channel layer and the n-type contact layer as compared to a planar interface.
- 20. (Currently Amended) The method of Claim 19, wherein forming an ohmic contact on the n-type contact layer comprises forming an ohmic contact on the n-type contact layer that extends onto a portion of the channel layer.
- 21. (Currently Amended) The method of Claim 19, wherein forming an ohmic contact on the n-type contact layer comprises forming an ohmic contact on the n-type contact layer that terminates before the sidewall of the channel layer.
 - 22. (Currently Amended) The method of Claim 1, further comprising:

A method of fabricating a transistor, comprising:

forming a nitride-based channel layer on a substrate:

forming a barrier layer on the nitride-based channel layer:

forming a contact recess in the barrier layer to expose a contact region of the nitridebased channel layer:

forming a contact layer on the exposed contact region of the nitride-based channel layer using a low temperature deposition process:

forming an ohmic contact on the contact layer;
forming a gate contact disposed on the barrier layer adjacent the ohmic contact;

Page 7 of 21

forming holes in the channel layer adjacent the contact regions;

placing n-type nitride-based semiconductor material in the holes; and

wherein forming an ohmic contact on the n-type contact layer comprises forming an

ohmic contact on the n-type contact layer and on the n-type nitride-based semiconductor

material in the holes.

23. (Original) The method of Claim 1, wherein the contact recess comprises a first contact recess, the contact region comprises a first contact region and the ohmic contact comprises a first ohmic contact, the method further comprising:

forming a second contact recess in the barrier layer to expose a second contact region of the nitride-based channel layer;

forming a contact layer on the exposed second contact region of the nitride-based channel layer using a low temperature deposition process;

forming a second ohmic contact on the contact layer; and

wherein forming a gate contact comprises forming a gate contact disposed on the barrier layer between the first and second ohmic contacts.

- 24. (Original) The method of Claim 1, wherein forming a contact recess further comprises forming a contact recess that exposes a portion of the barrier layer and wherein forming a contact layer comprises forming a contact layer that extends onto the exposed portion of the barrier layer.
 - 25. (Currently Amended) A method of fabricating a transistor, comprising: forming a nitride-based channel layer on a substrate;

forming a barrier layer on the nitride-based channel layer;

forming a masking layer on the barrier layer;

patterning the masking layer and the barrier layer to provide a contact opening that exposes a portion of the nitride-based channel layer;

forming a <u>nitride based</u> contact layer on the exposed portion of the nitride-based channel layer and the masking layer;

selectively removing the masking layer and a portion of the <u>nitride based</u> contact layer on the masking layer to provide a nitride-based contact region;

Page 8 of 21

forming an ohmic contact on the nitride-based contact region; and forming a gate contact disposed on the barrier layer adjacent the ohmic contact.

26. (Original) The method of Claim 25, further comprising:

forming a first dielectric layer on the barrier layer;

forming a recess in the first dielectric layer;

wherein forming a gate contact comprises forming a gate contact in the recess; wherein forming a masking layer on the barrier layer comprises forming a masking

layer on the first dielectric layer; and

wherein patterning the masking layer and the barrier layer to provide a contact opening that exposes a portion of the nitride-based channel layer comprises patterning the masking layer, the first dielectric layer and the barrier layer to provide a contact opening that exposes a portion of the nitride-based channel layer.

- 27. (Original) The method of Claim 25, wherein the first dielectric layer comprises a silicon nitride layer.
- 28. (Original) The method of Claim 27, wherein the silicon nitride layer provides a passivation layer for the transistor.
- 29. (Original) The method of Claim 25, wherein the masking layer comprises a dielectric layer.
- 30. (Original) The method of Claim 29, wherein the dielectric layer comprises a silicon oxide layer.
- 31. (Original) The method of Claim 25, wherein the masking layer comprises a photoresist and/or e-beam resist masking layer.
- 32. (Original) The method of Claim 25, wherein forming an ohmic contact comprises forming an ohmic contact without annealing the ohmic contact.

Page 9 of 21

33. (Original) The method of Claim 25, wherein forming an ohmic contact comprises:

patterning a metal layer on the nitride-based contact region; and annealing the patterned metal layer at a temperature of less than about 850 °C.

- 34. (Currently Amended) The method of Claim 25, wherein forming a <u>nitride</u> based contact layer on the exposed portion of the nitride-based channel layer and the oxide masking layer comprises forming a <u>nitride based</u> contact layer by metal organic chemical vapor deposition (MOCVD), molecular beam epitaxy (MBE), plasma enchanced chemical vapor deposition (PECVD), sputtering and/or hydride vapor phase epitaxy (HVPE).
- based contact layer on the exposed portion of the nitride-based channel layer and the masking layer comprises forming a <u>nitride based</u> contact layer on the exposed portions of the nitride-based channel layer and the masking layer to a thickness sufficient to provide a sheet resistivity of less than a sheet resistivity of a two-dimensional electron gas region formed at an interface between the channel layer and the barrier layer.
- 36. (Currently Amended) The method of Claim [[18]] <u>25</u>, wherein forming a <u>nitride based</u> contact layer comprises forming n-type an InGaN, GaN, AlGaN, InAlGaN, InAlN and/or InN layer.
- 37. (Currently Amended) The method of Claim [[29]] <u>36</u>, wherein the InGaN, GaN, AlGaN, InAlGaN, InAlN and/or InN layer is doped with Si, Ge and/or O during formation.
- 38. (Currently Amended) The method of Claim 25, wherein the <u>nitride based</u> contact layer comprises an n-type degenerate semiconductor material other than GaN and AlGaN.

Page 10 of 21

- 39. (Currently Amended) The method of Claim 38, wherein the <u>nitride based</u> contact layer comprises a non-nitride Group III-V semiconductor material, a Group IV semiconductor material and/or a group II-VI semiconductor material.
- 40. (Currently Amended) The method of Claim 25, further comprising forming sidewalls of the channel layer to provide an increased surface area interface between the <u>nitride based</u> channel layer and the <u>nitride based</u> contact layer in comparison to a planar interface.
- 41. (Original) The method of Claim 40, wherein forming an ohmic contact comprises forming an ohmic contact on the nitride-based contact region that extends onto a portion of the channel layer.
- 42. (Original) The method of Claim 40, wherein forming an ohmic contact comprises forming an ohmic contact on the nitride-based contact region that terminates before the sidewall of the channel layer.
- 43. (Currently Amended) The method of Claim 25, further comprising:
 forming holes in the channel layer adjacent the nitride-based contact regionregions;
 wherein forming a nitride based contact layer further comprises placing a nitridebased semiconductor material in the holes; and

wherein forming an ohmic contact on the nitride-based contact region comprises forming an ohmic contact on the nitride-based contact <u>regionregions</u> and on the nitride-based semiconductor material in the holes.

44. (Currently Amended) The method of Claim 25, wherein the contact opening comprises a first contact opening, the nitride-based contact region comprises a first nitride-based contact region and the ohmic contact comprises a first ohmic contact, the method further comprising:

patterning the masking layer and the barrier layer to provide a second contact opening that exposes a portion of the nitride-based channel layer;

In re: Saxler *et al*. Serial No.: 10/849,617 Filed: May 20, 2004 Page 11 of 21

forming a <u>nitride based</u> contact layer on the portion of the nitride-based channel layer exposed by the second contact opening;

wherein selectively removing the masking layer comprises selectively removing the masking layer and a portion of the <u>nitride based</u> contact layer on the masking layer to provide the first nitride-based contact region and a second nitride-based contact region;

forming a second ohmic contact on the second nitride-based contact region; and wherein forming a gate contact comprises forming a gate contact disposed on the barrier layer between the first and second ohmic contacts.

45. (Currently Amended) The method of Claim 25, wherein the further comprising a contact recess that exposes a portion of the barrier layer and wherein forming a nitride based contact layer comprises forming a contact layer that extends onto the exposed portion of the barrier layer.

46-62. (Cancelled).

63. (Original) A method of fabricating a high electron mobility transistor, comprising:

forming a nitride-based channel layer on a substrate;

forming a barrier layer on the nitride-based channel layer;

forming at least one contact recess in the barrier layer that extends into the channel layer;

forming a contact region on the nitride-based channel layer in the contact recess; forming a gate contact disposed on the barrier layer; and

wherein forming the contact region and forming the nitride-based channel layer include forming the contact region and forming the nitride-based channel layer to include a surface area enlargement structure.

64. (Original) The method of Claim 63, wherein forming the contact region and forming the nitride-based channel layer include forming the contact region and forming the nitride-based channel layer to include a surface area enlargement structure comprises patterning sidewalls of portions of the contact recess that extend into the channel layer.

Page 12 of 21

- 65. (Original) The method of Claim 64, further comprising forming an ohmic contact on the nitride-based contact region.
- 66. (Original) The method of Claim 65, wherein forming an ohmic contact comprises forming an ohmic contact that does not extend onto the channel layer in the area of the sidewalls.
- 67. (Original) The method of Claim 65, wherein forming an ohmic contact comprises forming an ohmic contact that extends onto the channel layer in the area of the sidewalls.
- 68. (Original) The method of Claim 63, wherein forming the contact region and forming the nitride-based channel layer include forming the contact region and forming the nitride-based channel layer to include a surface area enlargement structure comprises:

forming holes extending into the channel layer;

placing n-type semiconductor material in the holes; and

forming an ohmic contact that is in contact with the n-type semiconductor material in the holes.

- 69. (Original) The method of Claim 63, wherein the contact region comprises InGaN, InAlGaN, InAlN and/or InN layer.
- 70. (Original) The method of Claim 63, wherein the contact region comprises AlGaN.
- 71. (Original) The method of Claim 63, wherein the contact region comprises GaN.
- 72. (Original) The method of Claim 63, wherein the contact region comprises InGaN, InAlGaN, InAlN, AlGaN, GaN and/or InN doped with Si, Ge and/or O.

Page 13 of 21

- 73. (Original) The method of Claim 63, further comprising forming a silicon nitride layer on the barrier layer and wherein the gate contact is provided in a recess in the silicon nitride layer.
- 74. (Original) The method of Claim 63, wherein forming a contact region comprises forming a nitride-based semiconductor material contact region by metal organic chemical vapor deposition (MOCVD), molecular beam epitaxy (MBE), plasma enchanced chemical vapor deposition (PECVD), sputtering and/or hydride vapor phase epitaxy (HVPE).
- 75. (Original) The method of Claim 74, forming a contact region comprises forming an n-type semiconductor material contact region using a low temperature deposition process.
- 76. (Original) The method of Claim 63, further comprising: forming a first ohmic contact on the contact region; and forming a second ohmic contact adjacent the gate contact and opposite from the first ohmic contact.
- 77. (Original) The method of Claim 63, wherein the contact region comprises an n-type degenerate semiconductor material other than GaN and AlGaN.
- 78. (Original) The method of Claim 77, wherein the contact region comprises a non-nitride Group III-V semiconductor material, a Group IV semiconductor material and/or a group II-VI semiconductor material.
- 79. (Currently Amended) The method of Claim 63, wherein the contact region comprises a metal and/or metal allow alloy to provide an ohmic contact.
- 80. (Original) The method of Claim 63, wherein the contact region extends onto the barrier layer.

81-84. (Cancelled).